

Jones/Cujo 2.0 (UP6/7) BLOCK DIAGRAM

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT

Cable Docking

VGA
 RJ-45
 CIR/Pwr btn
 SPDIF Out
 Stereo MIC
 Headphone Jack
 USB Port
 VOL Cntr

PAGE 32

SYSTEM POWER RT8206B
 PAGE 35


VCCP +1.1VTT(RT8208A) AND PCH
 1.05V(RT8204)
 PAGE 36


CPU CORE ISL6251A
 PAGE 41

VGACORE(1.025V) RT8208A
 PAGE 38


DDR III SMDRR_VTERM
 1.5V/1.5VSUS(RT8207)
 PAGE 39

SYSTEM CHARGER(ISL6251AHAZ-T)
 PAGE 40






WWW.AliSaler.Com





[13] M_B_DQ[63:0]





AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Configuration Select)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1




CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG




PROJECT : UP67
Quanta Computer Inc.

Size Custom Document Number
PROCESSOR 4/4(GND)
 Date: Friday, February 27, 2009 I Sheet 6 of 45


IBEX PEAK-M (LVDS,DDI)




For AUDIO




For MDC



RTC



2M byte SPI ROM for ME & Bios





Socket: DG008000031
MXIC AKE38FP0Z00
WINBOND AKE38ZP0N01
SI 2/17 modified





PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA,HDA,LPC)	Rev 1A
Date: Friday, February 27, 2009		Sheet 7 of 45




IBEX PEAK-M (PCI-E,SMBUS,CLK)



PROJECT : UP67
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 3/6 (PCI,ONFI,USB,CK)	1A
Date: Friday, February 27, 2009	Sheet 8 of 45	

IBEX PEAK-M (DMI,FDI,GPIO)




Size Custom	Document Number PCH 6/6 (GND) Braidwood	Rev 1A
Date: Friday, February 27, 2009		Sheet 9 of 45




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




IBEX PEAK-M (GND)



10




Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable


DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH







BOARD ID SETTING

Board ID	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)



Board ID	ID0	ID1	ID2	ID3	ID4	ID5
UP6/7	0=UP6 1=UP7					
UMA/Dis.		0=UMA 1=Dis.				
Project name			0=Jones/Cujo 2.0 (Clarkfield) 1=Jones/Cujo 2.1 (Auburndale UMA)			
ROM Size				0= 2M 1= 4M		









Place these Caps near So-Dimm0.



PROJECT : UP67
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 DIMM-0	1A
Date: Friday, February 27, 2009	Sheet 12 of 45	






The diagram shows two signals: NVVDD and GPIO. NVVDD starts at a high level, then transitions to a low level. GPIO starts at a high level, then transitions to a low level. The time interval between the falling edge of NVVDD and the falling edge of GPIO is labeled $t_{sNVVDD} \leq 192\mu s$.

I/O 3.3V

PEX_RST

$T_{rise} \geq 1\mu S$


$T_{fall} \leq 500ns$





[2,3,7,8,9,10,11,12,13,16,17,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,40] [2,7,8,9,11,15,16,28,29,33,36] +1.05V +3V



Size Custom	Document Number N10X (PCIE I/F) 1/5	Rev 1A
Date: Friday, February 27, 2009		Sheet 14 of 45








CHIP	PCI_DEVID:	STRAP2
N10P-GE	0x0A28	1000 PU 5K
N10M-GE	0x0A68	1000 PU 5K

SEE Datasheet for details on N10P Straps!

PCI_DEVID[4]/SUBVENDOR

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table


AKD58GGT*01 AKDSLZGTW00	RAMCFG	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
	[3:0]				
	0000		Reserved		
	0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Qimonda	IDGH1G-04A1F1C-16X	PD 10K
	0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	H5TQ1G63BFR-12C	K4W1G1646E-EC12	PD 15K
	0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung		PD 20K
	0101		Reserved		
	0110				
	XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H5TQ1G63AFR-14C	
	XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646D-EC12	

GPIO ASSIGNMENTS

GPI0	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD0 VID0
6	OUT	N/A	NVVD0 VID1
7	OUT	N/A	NVVD0 VID2 ^{11/13}
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL ^{11/13}
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL



HDCP ROM




Fill U36 to correct p/n as Top B/S P/N(AR0QT6VB002



DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM







PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number N10X (GPIO & STRAPS) 4/5	Rev 2A
Date: Monday, March 02, 2009		Sheet 17 of 45














PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number LCD CONN/LID function	Rev 1A
Date: Friday, February 27, 2009		Sheet 21 of 45






CRT SWITCH





inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect

HDMI PORT






PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number CRT/HDMI Conn	Rev 1A
Date: Friday, February 27, 2009		Sheet 22 of 45




JMB 380 Note:

SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	XD WP#
MDIO7		XD CLE
MDIO8	SD DAT4	XD D4
MDIO9	SD DAT5	XD D5
MDIO10	SD DAT6	XD D6
MDIO11	SD DAT7	XD D7
MDIO12		XD RE#
MDIO13		XD R/#
MDIO14		XD ALE
CR1_LEDN	SD1 LED#	MS1 LED#
CR1_PCTLN	SD1 PCTL#	MS1 PCTL#
CR1_CD0	SD1 CD#	XD CV#
CR1_CD1		MS1 CD#




5 IN1 CARD READER
XD, MMC/SD, MS/MSP

NB5	PROJECT : UP67 Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number JMB380 & CR SOCKET	
	Date: Friday, February 27, 2009	Sheet 23 of 45	




TO AUDIO/B CON.




DOCK MIC DETECT




PROJECT : UP67
Quanta Computer Inc.



Size	Document Number	Rev
Custom	Azalia 92HD75	1A
Date: Friday, February 27, 2009	Sheet 24 of 45	











RTL8111DL-GR
AL08111DB00








Serial ROM IC



NEC recommends to use serial
ROM IC "AT25Fxxx Series"




LEFT SIDE USBX1 and E-SATA/USB COMBO





USB fingerprint CON

- 1. ESD GND
- 2. SYSTEM GND
- 3. USB-
- 4. USB+
- 5. USB PWR(+3V)





RIGHT SIDE USBX2





USB CAMERA /DIGITAL MIC CONNECT








Add for EMI solution









LED





TOUCH PAD CONNECTOR & ON/OFF BOTTOM













		PROJECT : UP67 Quanta Computer Inc.	
		Size Custom Document Number +5V/+3V (RT8206B)	Rev 1A
Date: Friday, February 27, 2009		Sheet 35 of 45	




PROJECT : UP67
 Quanta Computer Inc.


Size Custom	Document Number +5V/+3V (RT8206B)	Rev 1A
Date: Friday, February 27, 2009	Sheet 36	of 45






```
+1.1V_PCH Volt +/- 5%
Countinue current:12A
Peak current:15A
OCP minimum 18A
```



For Discrete Only

Change PC119 to 0.01u/25V as Discrete power sequence




BATTERY CONNECTOR TYPE		
MODEL	PART NUMBER	FOOTPRINT
UT3	DFHD08MR015	BAT-BP02083-B09065-7F-9P-V-QT6
UT5	DFHD08MR030	bat-200045mr008g10jzr-8p-l-v

SI modify

41

FOR 16"




Size	Mounted	N/A
16"	PR185	PR184, PR186, PQ59
17.3"	PR184, PR186, PQ59	PR185

PROJECT : UP67
Quanta Computer Inc.


Size Custom	Document Number Charger (ISL6251)	Rev 1A
Date: Friday, February 27, 2009 Sheet 41 of 45		

Power up sequence

LAN/RTC WAKE UP ENABLE.



LAN/RTC WAKE UP DISABLE.



PROJECT : UP67
Quanta Computer Inc.

Size Custom	Document Number Power up sequence	Rev 1A
Date: Friday, February 27, 2009 Sheet 42 of 45		